JPH024936B2 - - Google Patents

Info

Publication number
JPH024936B2
JPH024936B2 JP59045038A JP4503884A JPH024936B2 JP H024936 B2 JPH024936 B2 JP H024936B2 JP 59045038 A JP59045038 A JP 59045038A JP 4503884 A JP4503884 A JP 4503884A JP H024936 B2 JPH024936 B2 JP H024936B2
Authority
JP
Japan
Prior art keywords
memory
processor
address
sub
common
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59045038A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60189561A (ja
Inventor
Isamu Hasebe
Satoru Kitazawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PFU Ltd
Original Assignee
PFU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PFU Ltd filed Critical PFU Ltd
Priority to JP59045038A priority Critical patent/JPS60189561A/ja
Publication of JPS60189561A publication Critical patent/JPS60189561A/ja
Publication of JPH024936B2 publication Critical patent/JPH024936B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/177—Initialisation or configuration control

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP59045038A 1984-03-09 1984-03-09 メモリアクセス制御方式 Granted JPS60189561A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59045038A JPS60189561A (ja) 1984-03-09 1984-03-09 メモリアクセス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59045038A JPS60189561A (ja) 1984-03-09 1984-03-09 メモリアクセス制御方式

Publications (2)

Publication Number Publication Date
JPS60189561A JPS60189561A (ja) 1985-09-27
JPH024936B2 true JPH024936B2 (en]) 1990-01-31

Family

ID=12708182

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59045038A Granted JPS60189561A (ja) 1984-03-09 1984-03-09 メモリアクセス制御方式

Country Status (1)

Country Link
JP (1) JPS60189561A (en])

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011252432A (ja) * 2010-06-02 2011-12-15 Hitachi Ltd フランシス型ランナ

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0760330B2 (ja) * 1986-06-14 1995-06-28 三菱電機株式会社 複合制御装置
JPS63239531A (ja) * 1987-03-27 1988-10-05 Nec Corp プログラムロ−ド方式
JPH0312763A (ja) * 1989-06-09 1991-01-21 Fujitsu Ltd Ｉｏプロセッサのイニシアルプログラムロード方式
US6076152A (en) * 1997-12-17 2000-06-13 Src Computers, Inc. Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem
JP2007077462A (ja) * 2005-09-15 2007-03-29 Gunma Univ ニッケル−リン複合めっき液とその液を使用した複合めっき方法およびその方法を使用した複合めっき部品
JP2014063510A (ja) * 2013-11-19 2014-04-10 Renesas Electronics Corp データ処理装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53124944A (en) * 1977-04-08 1978-10-31 Nec Corp Data processing unit
JPS5650451A (en) * 1979-10-02 1981-05-07 Meidensha Electric Mfg Co Ltd Multiaccess system of multimicrocomputer
JPS56145411A (en) * 1980-04-11 1981-11-12 Panafacom Ltd Program load system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011252432A (ja) * 2010-06-02 2011-12-15 Hitachi Ltd フランシス型ランナ

Also Published As

Publication number Publication date
JPS60189561A (ja) 1985-09-27

Similar Documents

Publication Publication Date Title
JPH03168828A (ja) 情報処理装置
JPH024936B2 (en])
JPH0724029B2 (ja) エミュレーション装置
JPH0221616B2 (en])
JPH11184724A (ja) インサーキットエミュレータ及び半導体集積回路
JPH01261758A (ja) コンピュータ装置
JP2000259404A (ja) メモリアクセスシステム
JPS6112579B2 (en])
JPS6232832B2 (en])
JPS644220B2 (en])
JP2522063B2 (ja) シングルチップマイクロコンピュ―タ
JPH0240760A (ja) 情報処理装置
JPS58176761A (ja) マルチプロセツサシステムにおける起動回路
JPS6012660B2 (ja) メモリ装置
TW480404B (en) Memory card with signal processing element
JP2968636B2 (ja) マイクロコンピュータ
JPH01260559A (ja) マイクロコンピュータシステム
JPH08272603A (ja) データ処理装置
JPH04255081A (ja) マイクロコンピュータ
JPH03204049A (ja) メモリ制御装置
JPH0776896B2 (ja) 集積回路
JPS58213371A (ja) デ−タ処理システム
JPS62226345A (ja) 入出力メモリアクセス用ｌｓｉ
JPH0543248U (ja) 計算機
JPS6395548A (ja) メモリ制御方式